

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
13 March 2003 (13.03.2003)

PCT

(10) International Publication Number
WO 03/021766 A2

(51) International Patent Classification⁷: **H03F**

(21) International Application Number: PCT/US02/27919

(22) International Filing Date: 29 August 2002 (29.08.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/942,484 29 August 2001 (29.08.2001) US

(71) Applicant (for all designated States except US):
TROPIAN INC. [US/US]; 20813 Steven Creek Blvd.,
Cupertino, CA 95014 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CIOFFI, Kenneth, R.** [US/US]; 5337 Canyon Hills Lane, San Jose, CA 95138 (US). **MCCUNE, Earl, W.** [US/US]; 2252 Sutter

Avenue, Santa Clara, CA 95050 (US). **TOLSON, Nigel, J.** [GB/GB]; 5 Brading Way, Poley-on-Thames, Reading, Berks RG8 8BS (GB).


(74) Agent: **URE, Michael, J.**; Tropian Inc., 20813 Steven Creek Blvd., Cupertino, CA 95014 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: POWER SUPPLY PROCESSING FOR POWER AMPLIFIERS



(57) Abstract: The present invention, generally speaking, uses multiple selectable power supply paths, a saturation detector, or combinations of the same to achieve efficient power supply processing. In one aspect of the invention, a power supply processing circuit includes a first switched converter stage and a second linear stage. Depending on the power supply desired, the first stage may be bypassed to avoid conversion losses. In another aspect of the invention, a saturation detector is used to control the first stage such that the second stage operates efficiently just short of saturation, thereby avoiding distortion.



WO 03/021766 A2



Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

POWER SUPPLY PROCESSING FOR POWER AMPLIFIERS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to power supply processing for power amplifiers.

2. State of the Art

High-efficiency power amplifiers (PAs), including radio frequency (RF) power amplifiers of a type used in RF transmitters, may be based on switch-mode techniques in which a transistor of a final amplification stage is driven between two states, a hard-on state and a hard-off state. In switch-mode operation, the output power of the final amplification stage is determined primarily by the power supply to the final amplification stage. In order to perform output power control, therefore, a mechanism is required to vary the power supply to the final amplification stage. One representative patent describing switch-mode PA techniques and corresponding power supply processing techniques is U.S. Patent 3,900,823 entitled AMPLIFYING AND PROCESSING APPARATUS FOR MODULATED CARRIER SIGNALS, issued August 19, 1975, incorporated herein by reference.

Three principle issues are raised with regard to power supply processing. One issue is the speed with which the power supply can be varied. Another issue is efficiency, or the extent to which losses incurred in power supply processing can be minimized. A final issue is circuit complexity and cost. Ideally, a simple, inexpensive power converter would enable rapid and precise changes in power supply. In practice, this ideal has proved unattainable. Further improvement is needed in order to achieve efficient, low-cost power amplifiers

SUMMARY OF THE INVENTION

The present invention, generally speaking, uses multiple selectable power supply paths, a saturation detector, or combinations of the same to achieve effi-

cient power supply processing. In one aspect of the invention, a power supply processing circuit includes a first switched converter stage and a second linear stage. Depending on the power supply desired, the first stage may be bypassed to avoid conversion losses. In another aspect of the invention, a saturation detector is used to control the first stage such that the second stage operates efficiently just short of saturation, thereby avoiding distortion.

BRIEF DESCRIPTION OF THE DRAWING

The present invention may be further understood from the following description in conjunction with the appended drawing. In the drawing:

Figure 1 is a diagram of a saturation prevention circuit that may be used with an exemplary embodiment of the invention;

Figure 2 shows one particular implementation of the saturation detector of Figure 1;

Figure 3 is a diagram of an RF amplifier with which the saturation detector may be used;

Figure 4 is a diagram of an alternative saturation prevention circuit;

Figure 5 is a block diagram of a power supply processing arrangement in accordance with one aspect of the present invention;

Figure 6 is a block diagram of another power supply processing arrangement;

Figure 7 is a block diagram of a further power supply processing arrangement;

Figure 8 is a block diagram of yet another power supply processing arrangement; and

Figure 9 is a plot illustrating, for switch mode power supplies of different assumed efficiencies, a threshold point at powers above which bypassing of the switch mode power supply is advantageous.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is applicable to power amplifiers of all types, includ-

ing switch mode power amplifiers, linear power amplifiers, etc. Therefore, although the following illustrative embodiments pertain especially to switch mode power amplifiers, it should be recognized that various other embodiments are equally embraced by the present disclosure. Referring now to Figure 1, a diagram is shown of a saturation prevention circuit that may be used with an exemplary embodiment of the invention. (The saturation prevention circuit itself is the subject of U.S. Patent Application _____, entitled SATURATION PREVENTION AND AMPLIFIER DISTORTION REDUCTION, filed December 15, 2000 and incorporated herein by reference.) A transistor Q1 is coupled to a power source, Vbat, and to a load L.

In the present application, the load L is an RF amplifier as illustrated in Figure 3 and described in greater detail in U.S. Patent Application 09/247,095, entitled HIGH-EFFICIENCY MODULATING AMPLIFIER, filed February 9, 1999 and incorporated herein by reference. Briefly, the amplifier is part of a polar (as opposed to I-Q) amplifier architecture in which separate amplitude and phase paths are provided. The phase path is coupled to an RF input of the amplifier. The amplitude path is coupled to the power supply input of the amplifier. In the embodiment of Figure 3, therefore, circuitry 300 functions as an AM modulator.

Referring again to Figure 1, in this configuration, the transistor Q1 is a bipolar transistor having an emitter terminal coupled to Vbat and a collector terminal coupled to the load L. The collector terminal is also coupled to a resistive network comprising series-connected resistors R1 and R2 coupled to ground. A voltage occurring at node A between the resistors R1 and R2 is proportional to the voltage applied to the load L. A resistor R3 is coupled between the emitter terminal and the base terminal of the transistor Q1. The combination of the resistors R1-R3 allows the gain of the transistor Q1 to be set.

An operational amplifier (op amp) 101 is provided as part of a feedback circuit used to control the transistor Q1 and thus set a voltage applied to the load L.

(The operational amplifier may be in either discrete or integrated form.) A positive input terminal of the op amp is connected to node *A* of the circuit. In concept, the negative input terminal is coupled to a command input signal 103, and an output signal of the op amp 101 is coupled to the base terminal of the transistor Q1. In the illustrated circuit, however, a current monitor 105 is inserted between the output signal of the op amp 101 and the base terminal of the transistor Q1.

Furthermore, since in the illustrated circuit the command input signal is digital and the op amp 101 requires an analog input signal, a digital-to-analog converter (DAC) 107 is inserted in this path. The DAC 107 is a multiplying DAC, allowing a scale factor to be applied to the command input signal. The scale factor to be applied (at least in the absence of saturation) is stored in a multiplier register 108. This value determines the power output to the load.

Saturation prevention is carried out in response to the current monitor 105, by a threshold comparator 109 and modification logic 111. The threshold comparator is coupled to the current monitor 105 and to the modification logic 111. The modification logic is coupled to the threshold comparator 109, the multiplier register 108, and the DAC 107. Together, the modification logic 111, multiplier register 108 and multiplying DAC 107 perform a scaling function represented by block 120.

Operation of the saturation prevention circuit is based on the following principle. In order to achieve a particular voltage at node *A* of the circuit, the required base current into the transistor Q1 will vary linearly with the desired voltage throughout the linear range of the transistor Q1. However, as the transistor Q1 approaches saturation, the base current will rapidly rise (by action of the feedback arrangement) in an unsuccessful attempt to raise the voltage at node *A* to the desired level. This rapid rise in base current is detected immediately by the current monitor 105 in combination with the threshold comparator 109. The onset of saturation is thus signalled to the modification logic 111. The modification logic then

modifies downward the scale factor stored in the multiplier register such that an appropriately reduced scale factor is applied to the multiplying DAC 107. As a result, the transistor Q is driven less heavily, and saturation is rapidly averted.

The modification logic may vary from simple to complex, and may be implemented in hardware or as code executed by a processor (as in U.S. Patent 5,021,753, for example).

Referring to Figure 2, one particular implementation is shown, illustrating further details of the current monitor 105 and the threshold comparator 109. The current monitor may take the form of an emitter-follower stage comprising a transistor Q2 and resistors R4 and R5. The threshold comparator may take the form of a common-emitter stage comprising a transistor Q3 and resistors R6 and R7. In operation, a current flows through the resistor R4 that is proportional to the base current of the transistor Q1, and a related current flows through the resistor R7. Depending on that magnitude of the latter current, the output voltage developed at the comparator output will be either below or above a logic threshold of the scaling circuit 120.

The foregoing principle of saturation detection is applicable to various different types of active elements, including, for example, field-effect transistors (FETs). An example of such a circuit is shown in Figure 4, in which the transistor Q1 of Figure 1 has been replaced by a FET M1. The current monitor 105 and the resistor R3 are omitted from the circuit of Figure 4. In addition, the threshold comparator of Figure 1 is replaced by a voltage comparator 309. As the transistor M1 approaches saturation, the gate voltage will rapidly drop (by action of the feedback arrangement) in an unsuccessful attempt to raise the voltage at node A to the desired level. This rapid drop in gate voltage is detected immediately by the voltage comparator 309 to enable corrective action to be taken.

The above descriptions apply to p-type output transistors. Similar circuits may be used with n-type output transistors (e.g., NPN, NMOS, etc.).

Referring now to Figure 5, a block diagram is shown of a power supply processing arrangement in accordance with one aspect of the present invention. An RF power amplifier is provided, constructed in accordance with a polar architecture having a phase path and a separate amplitude path. In the phase path, a phase modulator 503 receives a phase modulation signal and a carrier signal and produces a phase modulated carrier signal, which is applied to the RF input of a switch-mode power amplifier (SMPA) 505. The SMPA may include multiple amplifier stages. In the amplitude path, an amplitude modulator 507 receives an envelope modulation signal and produces an envelope voltage, V_{env} (which may be a single voltage signal or multiple different voltage signals for multiple different amplifier stages). The envelope voltage is applied to the power supply input(s) of the SMPA.

In the arrangement of Figure 3, described previously, the amplitude modulator 300 receives the main power supply voltage directly. In such an arrangement, when a large voltage difference exists between the main supply and the desired envelope voltage signal, this voltage difference is dropped across the amplitude modulator, resulting in inefficient operation.

Referring again to Figure 5, this inefficiency is avoided (as also described in the second aforementioned co-pending application) by providing a switch-mode power supply (SMPS) 509 coupled between the amplitude modulator and the main supply. The envelope modulation signal is applied to control logic 511 (also powered from the main supply), which produces a control signal V_{in} for the SMPS. In response, the SMPS produces a voltage V_{SMPS} that is some small voltage ΔV greater than the desired voltage V_{env} . The small voltage ΔV allows for a voltage drop across the active device of the amplitude modulator and is no greater than required to keep the device in its active region.

Further improvement may be obtained using the foregoing saturation detector, incorporated in the form of saturation detector 513 as part of the ampli-

tude modulator 507. A saturation detection signal AM SAT is applied to the control logic. In response, the control logic boosts the command signal V_{in} by increasing ΔV incrementally until the saturation detection signal ceases.

For long-term efficiency, it is desirable to minimize ΔV . For this purpose, the control logic may be programmed to, either continuously or periodically, reduce ΔV incrementally until saturation is detected. Various control programs may be devised to achieve this manner of operation. Basically, if saturation is detected too frequently, excessive signal distortion may result. If saturation is detected too infrequently, unnecessary power dissipation may result.

In some situations -- for example if the envelope signal is not accessible -- it may be desirable for the control logic to operate independently, without envelope information. (Accordingly, the envelope signal input to the control logic is indicated in dashed lines in Figure 5.) In this mode of operation, the following procedure may be performed, at the Nyquist rate relative to the envelope signal:

1. Lower the SMPS control signal V_{in} until the saturation detection signal occurs.
2. Change V_{in} to cause the SMPS to raise the output of the SMPS by some nominal amount (e.g., 100mV).

Bypassing the SMPS

The efficiency of the SMPS will typically be in the range of 80-90%. However, as illustrated in Figure 9, it has been found that at high output power (when V_{env} is near the main supply voltage), greater efficiency may be achieved by bypassing the SMPS. The power supply processing arrangement of Figure 5 may therefore be modified as shown in Figure 6. In Figure 6, the power amplifier 601 has been shown in greater detail as including three stages, the power supply inputs of the first two stages being commonly controlled and the power supply input of the third (final) stage being controlled separately. Note, however, that such an arrangement is illustrative only and not required for purposes of the present inven-

tion. An RF input signal to the first stage is produced by a phase modulator 603, controlled by a control circuit 611.

As in the previous-described arrangement, a SMPS, or DC/DC converter 609, is interposed between a transistor Q3 and the main supply, Vbattery. The transistor Q3 functions as an AM modulator, producing the voltage Venv applied to the power supply input of the final stage.

In this embodiment, the DC/DC converter is assumed to not be envelope-following. Therefore, the DC/DC converter is controlled from an AM/power control block 615 by a signal PCO that performs power control only. The transistor Q3 is controlled from the same block by a signal MOD that performs modulation control only. At power levels below some threshold, the voltage Venv is produced through the following path: from the supply, through the DC/DC converter, and through the transistor Q3.

In addition, a further path is provided, in parallel to the foregoing path, by a transistor Q1 coupled between the supply and the power supply input of the final stage. The transistor Q1 is controlled from the AM/power control block by a signal MPC that performs both modulation and power control. At power levels above the threshold, this path is the active path, and the transistor Q3 is cut off, disconnecting the DC/DC converter from the rest of the circuit.

In both low-power and high-power modes, stages 1 and 2 of the power amplifier are powered through a transistor Q2, controlled by the control circuit. The transistor Q2 may be coupled directly to the supply or may be coupled to the output of the DC/DC converter (or, possibly, an additional DC/DC converter). The power supply to these stages 1 and 2 may be held at a constant voltage V_k, or may be varied to perform additional power control and/or efficiency enhancement.

The AM/power control block may be provided with the saturation detector (indicated in dashed lines) described previously and may incorporate the same or similar control strategies as described previously.

A further embodiment is shown in Figure 7. In this embodiment, the DC/DC converter is assumed to be envelope-following. Therefore, the control signals from the AM/power control block both perform both power control and modulation and are therefore designated MPC1, MPC2 and MPC3.

Still a further embodiment is shown in Figure 8. In this embodiment, multiple power supply branches are provided, each including a transistor and all but one including a fixed DC/DC converter. At any given time, a single one of the power supply branches is active, depending on the desired output power level. In the case of the other branches, their transistors are cut off. Advantageously, the DC/DC converters may take the form of switch capacitor power supplies (known per se) which are fixed at fractional voltages of the battery voltage. This realization avoids large inductors that would otherwise be required in typical switch mode power supply implementations.

Thus there have been described power supply processing arrangements using multiple selectable power supply paths, a saturation detector, or combinations of the same to achieve efficient power supply processing. Using these arrangements, high efficiency and low distortion may be achieved simultaneously.

It will be appreciated by those of ordinary skill in the art that the invention can be embodied in other specific forms without departing from the spirit or essential character thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restrictive. The scope of the invention is indicated by the appended claims rather than the foregoing description, and all changes which come within the meaning and range of equivalents thereof are intended to be embraced therein.

What is claimed is:

1. Circuitry comprising:
 - a power supply;
 - a power amplifier having a power supply input coupled to both a first power supply branch including a switch mode power converter and to a second power supply branch including a transistor, power conversion efficiency of first power supply branch being higher than that of the second power supply branch at a relatively low output power level of the power amplifier and being lower than that of the second power supply branch at a relatively high output power level; and
 - a control circuit for selecting one of the power supply branches depending on a desired output power level.
2. The apparatus of Claim 1, wherein the power amplifier is an RF power amplifier.
3. The apparatus of Claim 2, wherein the RF power amplifier is operated in compression.
4. The apparatus of Claim 2, wherein the RF power amplifier is operated in switch mode.
5. The apparatus of Claim 2, wherein the RF power amplifier is provided with separate amplitude and phase paths.
6. The apparatus of Claim 5, comprising a phase modulator coupled to an RF input of the power amplifier and controlled by said control circuit.
7. The apparatus of Claim 5, wherein the control circuit includes an amplitude modulator.

8. The apparatus of Claim 7, wherein the transistor performs both power control and amplitude modulation under control of the control circuit.

9. The apparatus of Claim 7, wherein the switch mode power converter performs both power control and amplitude modulation under control of the control circuit.

10. The apparatus of Claim 7, wherein the first power supply branch further comprises a second transistor, in series with the switch mode power converter.

11. The apparatus of Claim 10, wherein the switch mode power converter performs power control under control of the control circuit, and the second transistor performs amplitude modulation under control of the control circuit.

12. The apparatus of Claim 10, comprising a saturation detector coupled to the second transistor and to the control circuit.

13. The apparatus of Claim 1, comprising at least a third power supply branch including a further switch mode power converter.

14. The apparatus of Claim 13, wherein said switch mode power converter and said further switch mode power converter produce different fixed output voltages.

15. The apparatus of Claim 14, wherein at least one of said switch mode power converter and said further switch mode power converter are of the switched capacitor type.

16. Circuitry comprising:
a power supply;

a power amplifier having a power supply input;

a transistor coupled in series with a switch mode power converter, the switch mode power converter being coupled to the power supply, and the transistor producing a supply voltage coupled to said power supply input;

a control circuit for controlling the switch mode power converter;

and

a saturation detection circuit coupled to the transistor and to the control circuit, the control circuit operating in response to the saturation detection circuit such that saturation of the transistor is counter-acted.

17. The apparatus of Claim 16, wherein the power amplifier is an RF power amplifier.

18. The apparatus of Claim 17, wherein the RF power amplifier is provided with separate amplitude and phase paths.

19. The apparatus of Claim 18, comprising a phase modulator coupled to an RF input of the power amplifier.

20. The apparatus of Claim 18, wherein transistor is part of an amplitude modulator.

21. The apparatus of Claim 20, wherein an envelope signal is applied to the amplitude modulator and to the control circuit.

22. The apparatus of Claim 21, wherein the control circuit controls the switch mode power supply to produce a voltage including a nominal AM offset.

23. The apparatus of Claim 22, wherein the control circuit, when a saturation detection signal is active, increases the nominal AM offset.

24. The apparatus of Claim 20, wherein the control circuit and the amplitude modulator, an envelope signal is applied to the amplitude modulator only.

25. The apparatus of Claim 24, wherein the control circuit performs the following operations at the Nyquist rate or greater in relation to an envelope signal:

causing an output of the switch mode power supply to be reduced until a saturation detection signal becomes active; and

causing the output of the switch mode power supply to be increased by some amount such that the saturation detection signal becomes inactive.

26. A method of power supply processing to achieve efficient, low-distortion operation of an RF power amplifier circuit including a switch mode power supply coupled to an amplitude modulator, comprising:

controlling the switch mode power supply to vary a power supply output thereof;

detecting saturation of the amplitude modulator; and

controlling the switch mode power supply to counter-act saturation of the amplitude modulator.

27. The apparatus of Claim 26, comprising controlling the switch mode power supply to reduce a voltage drop across the amplitude modulator as long as saturation of the amplitude modulator is not detected.

1/5






FIG. 1

2/5

**FIG. 2****FIG. 4**




FIG. 3

4/5




FIG. 5






FIG. 6

5/5

**FIG. 7**

3-STAGE PA

**FIG. 8**

3-STAGE PA



(43) International Publication Date
13 March 2003 (13.03.2003)

PCT

(10) International Publication Number
WO 2003/021766 A3

(51) International Patent Classification⁷: H03F 1/02,
G05F 1/563

J. [GB/GB]; 5 Brading Way, Puley-on-Thames, Reading,
Berks RG8 8BS (GB).

(21) International Application Number: PCT/US2002/027919

(74) Agents: KREBS, Robert E. et al.; Thelen Reid & Priest LLP, P.O. Box 640640, San Jose, CA 95164-0640 (US).

(22) International Filing Date: 29 August 2002 (29.08.2002)

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/942,484 29 August 2001 (29.08.2001) US

(71) **Applicant** (*for all designated States except US*): **TROPIAN INC.** [US/US]; 20813 Steven Creek Blvd., Cupertino, CA 95014 (US).

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(72) Inventors; and

(75) **Inventors/Applicants (for US only):** CIOFFI, Kenneth, R. [US/US]; 5337 Canyon Hills Lane, San Jose, CA 95138 (US). MCCUNE, Earl, W. [US/US]; 2252 Sutter Avenue, Santa Clara, CA 95050 (US). TOLSON, Nigel,

Published:
— *with international search report*

[Continued on next page]

(54) Title: SWITCHING POWER SUPPLY FOR RF POWER AMPLIFIERS



(57) Abstract: The present invention, generally speaking, uses multiple selectable power supply paths, a saturation detector, or combinations of the same to achieve efficient power supply processing. In one aspect of the invention, a power supply processing circuit includes a first switched converter stage and a second linear stage. Depending on the power supply desired, the first stage may be bypassed to avoid conversion losses. In another aspect of the invention, a saturation detector is used to control the first stage such that the second stage operates efficiently just short of saturation, thereby avoiding distortion.



— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:
31 December 2003

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/27919

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03F1/02 G05F1/563

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F G05F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 929 702 A (BUER KENNETH VERN ET AL) 27 July 1999 (1999-07-27) column 2, line 15 -column 5, line 16; figures 1-3	1-11,13
X	US 5 442 317 A (STENGEL ROBERT E) 15 August 1995 (1995-08-15) column 7, line 43 -column 8, line 5; figures 4,5	1,13-15
A	US 6 130 910 A (MYERS RONALD GENE ET AL) 10 October 2000 (2000-10-10) figures 1,2	1
A	WO 00 48307 A (MCCUNE EARL W ;TROPIAN INC (US)) 17 August 2000 (2000-08-17) page 8-11; figures 3,6-8	14,26
	-/--	

☒ Further documents are listed in the continuation of box C:

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

9 October 2003

Date of mailing of the international search report

22.10.03

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Agerbaek, T

International Application No
PCT/US 02/27919

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US 02/27919

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1. ☒ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☒ No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. Claims: 1-15

Device claims 1-15 are directed to a power supply having a first switched mode converter branch and a second branch, and means for selecting ~~one of the two~~ branches as the power supply for an RF PA.

2. Claims: 16-27

Device claims 16-25 and method claims 26-27 are directed to a switched mode power supply (SMPS) in series with a linear regulator that provides an output voltage for an RF PA, wherein the SMPS tracks the linear regulator by means detecting saturation of the regulator, ie ensuring that the regulator has just enough working voltage across it.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 02/27919

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5929702	A	27-07-1999	NONE	
US 5442317	A	15-08-1995	US 5506493 A AU 5667194 A WO 9411799 A1	09-04-1996 08-06-1994 26-05-1994
US 6130910	A	10-10-2000	NONE	
WO 0048307	A	17-08-2000	US 2001014593 A1 AU 2876500 A TW 529241 B WO 0048307 A1 US 2002090920 A1	16-08-2001 29-08-2000 21-04-2003 17-08-2000 11-07-2002
EP 0699986	A	06-03-1996	EP 0699986 A2 JP 8106333 A	06-03-1996 23-04-1996
US 5239275	A	24-08-1993	NONE	
US 2002074980	A1	20-06-2002	AU 3083202 A WO 0249206 A2	24-06-2002 20-06-2002
US 5548205	A	20-08-1996	NONE	